The geometry-integration based vector potential equivalent circuit (VPEC) was introduced to obtain a localized circuit model for inductive interconnects in [l]. In this paper, we show that the method in [l] is accurate only for the two-body problem. We derive N-body VPEC models based on geometry integration and inversion of inductance matrix under the PEEC model, respectively. Both VPEC models are derived from first principles and are accurate compared to the full PEEC model. The resulting circuit matrix G can be analyzed directly by existing simulation tools such as SPICE, and the simulation time of VPEC model is 47X less than that for PEEC model for a bus structure with 256 wires. It is also passive and strictly diagonal dominant, which leads to efficient circuit sparsification methods such as numerical and geometry based sparsifications. Compared to the full PEEC model, the sparsified VPEC models are orders of magnitude faster and produce waveforms with very small error.
the property of passivity [3] . Several inductance sparsification methods have been proposed with guaranteed passivity.
The return-loop inductance model [4] assumes that the current for a signal wire returns from the nearest ground wires sandwiching the signal wire. It loses accuracy by ignoring coupling between signal wires not in the same "halo". The shift-truncation model [5] directly calculates a sparse inductance matrix by assuming that the current returns from a shell with radius T O . However, it is difficult t o define TO to obtain the desired accuracy. The inverse-truncation model [6] replaces the inductance matrix by its inversion, called K matrix or susceptance. K matrix is diagonal dominant and small-valued off-diagonal elements can be truncated without affecting the passivity. Because K is a new circuit element that is not considered in conventional circuit analysis such as SPICE, new circuit analysis tools need to be developed [7] . Further, inversion of truncated K matrix is proposed to avoid using K in simulation [8] , and wire duplication is used to construct a complexity-reduced circuit that is equivalent to the circuit under the inductance matrix or under the truncated K matrix [9] .
Using equivalent resistance to model inductive interconnects, the geometry-integration based vector potential equivalent circuit (VPEC) is introduced in [l] . The resulting circuit model can be analyzed by SPICE, and shows a good potential for circuit sparsification. This paper presents a n indepth study on VPEC. In Section 2, we show that the VPEC method in [l] is accurate only for the two-body problem, and derive an accurate N-body VPEC model based on geometry integration. In Section 3, we introduce a new N-body VPEC model using inversion of inductance matrix under the PEEC model. Both VPEC models are derived from first principles and are accurate compared to the full PEEC model. The integration based VPEC model needs a FastHenry[lO]-like three-dimensional field solver developed from scratch, but the inversion based VPEC model can be easily obtained using the partial inductance matrix generate+ by FastHenry.
Further, we prove that the circuit matrix G resulting from the VPEC model is passive and strictly diagonal dominant. As a by-product, the G matrix can be used t o justify from first principles the K matrix (or susceptance) based sparsification methods. In Section 4, we present efficient circuit sparsification methods leveraging the passivity of G matrix.
We conclude the paper in Section 5 . Proofs and more experiments including those on spiral inductors in the mixed-signal design are available at [ll]. 
INTEGRATION BASED VPEC
In this section, we first use the two-body problem to illustrate the concept of VPEC model, then extend VPEC to the N-body problem.
Two-Body Problem
Same as in FastHenry [lo] , the long and thin conductor in integrated circuits can be divided into a number of rectilinear filaments. Given the magneto-quasi-static assumption, the current is constant in the current direction assumed as z-axis in this paper, and it is uniform over the cross-section of the current flow (i.e., uniform over the cross-section of filament). For VPEC, the region of filament is extended to include the space between two adjacent filaments as shown in Fig. 1 where the vector potential A is in z-direction same as current density J, E is electrical field, and $ is the scalar potential. Because J" = J f + JT, the total vector potential is A" = Af + A;, where Af is determined by J," of h-filament ai:
where Ir -r;I is the distance between the source and destination points. A5 of h-filament aj can be obtained similarly.
Furthermore if (1) is integrated within the volume Ri of hfilament a i , using Gauss ' law:
we can obtain the following integral equation:
where Si is the surface of h-filament a i , including S F and Sy (see Fig. l 
A vector potential current source f i can be defined as:
which is controlled by the electrical current Ii.
On the other hand, integrating (2) along z-direction at the h-filament surface Si leads to the following inductive electro-potential drop at ai:
Consequently the voltage-controlled vector potential voltage source V , is defined as:
The VPEC model for two h-filaments includes following Furthermore there is no rigorous methodology to extract the equivalent magnetic resistance in [l] . We propose the following integration based method to obtain the EM&: (i) calculate the distribution of A for the given input current distribution by ( 3 ) ; (ii) evaluate both the average vector potential difference between A: and A; and the surface integral by gradient of A" at S, according to (6) and (8) . However, it is difficult to determine the appropriate size for each hfilament in numerical integration. In the next section, we propose a new inversion-based VPEC model without using integration.
a. (see (6) ) to consider the strength of inductances; and (vii) a unit inductance L, to consider time derivative of the electrical current source I%. It can be easily extended for the general three dimensional current distribution by adding two more VPEC circuits for z and y components. In essence, the VPEC model uses a resistance network plus unit self inductance and controlled voltage/current sources to replace the mutual inductance network. Although the VPEC model introduces more circuit elements, experiments in Section 4 will show that it reduces simulation time for interconnects with non-trivial size.
N-Body Problem
We first expand N filaments into h-filaments as illustrated in Fig. 3 , and extend the VPEC model to the N-body problem by collocating all possible coupling pairs zndependently. Collocation is a common approach to construct the system equations [lo, la]. We collocate the vector potential drops from a, to all the other h-filaments, and obtain the following equation at a,:
Note that the above summation is not local. However, in [l] the summation is local, and there are at most six coupling R,, for each h-filament in three-dimension. The author obtained the localized model based on the analogy be-
VPEC VIA PEEC INVERSION
In this section we first present a closed-form relation between VPEC and the inyersion of PEEC, then prove that the new circuit matrix G for VPEC model is passive and strictly diagonal dominant.
To obtain the circuit equation based on the electrical voltages and currents, we first take the time derivative at both sides of (13) and obtain and then use (11) to replace the time derivative of vector potential. Consequently we obtain:
It leads to
We define the circuits matrix of VPEC model as:
The system equations can be written as:
Compared to the following system equations based on K matrix [7] or the susceptance matrix S in [8]:
where K E L-' and L is the partial inductance matrix, we find that G and K only differ by a factor of 12, i.e. Note that truncating off-diagonal entries from a strictly diagonal dominant matrix still leads to a passive matrix.
Intuitively, truncating small off-diagonal entries in G matrix (equivalent to truncating larger off-diagonal entries in R matrix) results in ignoring larger resistors in the equivalent resistances network. Based on Theorem 1, such truncation/sparsification leads to passive circuit models. Furthermore, larger resistors are less sensitive to and also contribute less to current change. Therefore, such sparsification may have a bounded accuracy loss, as shown by two sparsification procedures in Section 4.
EXPERIMENTAL RESULTS
We have implemented the inversion-based VPEC method in C code with the following steps: (i) generate partial inductance matrix L by FastHenry or formula from [13, 141; (ii) inverse L by LU decomposition; (iii) calculate G and then R; and (iv) generate VPEC model using R. We assume each wire segment is modeled by one h-filament, and consider coupling between any pair of segments (including segments in a same line) unless specified otherwise.
We assume copper interconnect and low-k ( E = 2 ) dielectric, and use FastCap to extract capacitance. Furthermore, interconnect driver and receiver are modeled by resistance 
Full VPEC Model
In this part we present the full VPEC model for a five-bit bus. We used both FastHenry and formula [14] to calculate the partial inductance for PEEC model. As shown in the experiment results, the difference of waveforms between the two methods is very small. Therefore we employ the PEEC calculated by formula to obtain the EMRs for VPEC model in the rest of experiments.
We assume that each line in the bus has one segment. Each bus line is 1000pm long, l p m wide and l p m thick.
'Precisely, the matrix is positive definite, and the resulting circuit model is passive. In short, we say the matrix is passive in this paper. where K and G matrices differ only by constant factor 12.
Similar to the "shielding" effect in the K matrix as pointed out in [7] , the coupling G, , (R,, ) between non-adjacent lines is significantly smaller (larger) than that between adjacent lines. For a five-bit bus, we compare the waveform of the full VPEC model (with coupling R,, between all lines) from this paper, and the localized VPEC model (with coupling R,, between adjacent lines) from [l] . Clearly as shown in Fig. 4 , our full VPEC model and the full PEEC model by FastHenry and formula [14] obtain identical waveforms, but the localized VPEC model introduces non-negligible error and is not accurate compared t o the full PEEC model.
Sparsification for VPEC Model
We study two sparsification procedures, numerical sparsification and 2D geometry based sparsification for various bus line structures in this part.
Numerical Sparsijcation
As explained in Section 3.2, G matrix is passive and diagonal dominant. Therefore, small-valued off-diagonal elements can be truncated without loss of passivity. For example, setting the truncating threshold as 0.09 where any where the sparse factor is the ratio between the numbers of circuit elements in the truncated and full VPEC models. The waveform difference is small in terms of the noise peak for sparse factors up t o 30.5%. Table 1 summarizes the truncation setting and simulation result, where the values in parentheses of column 1 are truncating thresholds, and the runtime includes both SPICE simulation and matrix inversion in case of VPEC models. The average voltage differences, and associated standard deviations are calculated for all time steps in SPICE simulation. One can see from the table that up to 30X speedup is achieved when the average waveform differences is up to 0.377mV, less than 1% of the noise peak. A much bigger speedup factor can be expected as a much higher waveform difference can be tolerated in practice. Compared to the full PEEC model, the full VPEC simulation is 7X faster, due to the fact that the VPEC model has more resistances and coupled current/voltage sources but much fewer inductances. The negligible difference between the full VPEC and PEEC simulations is due to the numerical matrix inversion.
Geometry Based Sparsijication
We study the geometry based sparsification for segmented wire width and length, respectively. We further define the couplings along wire length as the forward coupling same as in [15] , and along wire width as the alzgned coupling.
For each wire segment, the circuit model only contains &, within the truncating window of the segment, and is called wzndowed VPEC model. We consider a 32-bit bus with eight segments per line and four different windows: (32, 8 ) , (32, a), (16, 2) and (8, 2) . firthermore, we apply the normalized model [16] to VPEC and obtain the following normalized VPEC model for the bus lines with n segments per line. If the-EMR between any two bus lines without segmeFtation is R,, , the EMR for each pair of aligned segments is R,, . n2, and is zero for non-aligned segments. We plot simulations under different models in Fig. 6 , and summarize the experiment setting and result in Table 2 . There is a smooth trade-off between runtime and accuracy for different window sizes. We first compare results of different truncating windows. The window (8, 2) achieves the 0.2mV on average, less than 2% of the noise peak, and the window (32, 2) has the highest accuracy with 0.06mV on average but a reduced speedup of 1OX. Furthermore, we compare the normalized model to the window (16, 2) with a similar complexity. The windowing technique is faster but has a larger standard deviation. The normalized model implicitly considers the forward coupling between all non-aligned segments, and the window (16, 2) considers forward coupling between adjacent segments only. The small difference between the two models implies that the forward couplings between non-adjacent segments may be negligible, which is also indicated by the small difference between windows (32, 8) and (32, 2). However an NW much larger than NL (as shown in Table 11 ) is needed to archive a high accuracy. This implies that the aligned coupling is stronger than the forward coupling.
Runtime Scaling
We compare runtimes to analyze parallel bus structures using the full PEEC model, full VPEC model, and windowed VPEC model, respectively. The runtime for the full or windowed VPEC model includes both SPICE simulation and matrix inversion. We consider one segment per line, and plot runtimes in Fig. 7 . The full PEEC and VPEC models can only handle the bus with up to 256 bit because SPICE can not further allocate enough memory. But the windowed VPEC model can handle the bus with up t o 1024 bit. For the 256-bit bus, the full and windowed VPEC model is 47X (185.39s vs. 8726.85s) and over 1, OOOX faster than the full PEEC model, respectively. Our experiment assumed a truncating window of (8, 1) because NW = 8 for a truncating window ( N w , N L ) has a reasonably good error bound as shown in Table 2 . It is easy to see that the windowed VPEC has a slow runtime scaling with respect to the increase of the bus line numbers. In all the simulations, the full VPEC model achieves identical waveform and the windowed VPEC model has a very small waveform difference when compared to the full PEEC model.
CONCLUSIONS AND DISCUSSIONS
lent resistance network and controlled voltage and current sources to replace inductance network, the full VPEC model is as accurate as the full PEEC model but takes less simulation time. We have observed a speedup of 47X for simulating 256 wire segments in a b u s structure. Further, the resulting circuit element matrix G in the VPEC model is passive and strictly diagonal dominant. This leads to easy sparsification methods with guaranteed passivity. When compared t o the full PEEC and VPEC models, the sparsified VPEC models achieve orders of magnitude speedup in circuit simulation and produce waveforms with very-small error.
Furthermore, because matrix G and matrix K from [6] differ only by constant factors, our study can be used to justify from first principles the K matrix based sparsification methods. Note that SPICE is able to directly simulate VPEC model but not K-matrix based model.
